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ABSTRACT
Plated silicon .aftrs with surface roughness
ranging from 0.4 to 130 mrcroinches were subjected
to tensile pull-strength tests. 	 Electroless Ni/
electroless Cu/electroplated Cu aria electroless Nil
electroplated Cu were the two types of plate con-
tacts tested. It was found that smoother surfaces
had higher pull-strengths than rougher, chemi-
cally-etched surfaces. The presence of the elec-
tro l ess Cu layer was found to be important to aahe-
sion. The mode of fracture of the contact as it
left the silicon was studied, and it was found that
in almost all cases separation was due to fracture
of the bulk silicon phase.	 The correlitic r between
surface roughness and mode of contact failure is
presented and interpreted.
INTRODUCTION
Field tests on solar cell arrays and perform-
ance analyses of space solar cells have indicated
that most cell failures can be attributed to con-
L.4.0 degrddatron due in part to thermal cycling
(1). Furthermore, it has been Shown (2,3,4) that
adhesion between an adherend (substrate) ane an
adherate (film) can significantly affect the dura-
bility and longevity of the adherend-adheratc sys-
tem in real-time use; i.e., the quality of plated-
contact adhesion to solar cells is an indication of
how well the device will Stand up to thermal cy-
clrr q . The measurement of this adhesion is impor-
tart to determine the effect of changes in process
variables, i .e., substrate preparation, and thereby
to optimize the conditions which yield the required
adhesion strength (3).	 It is the purpose of this
study to determine how variations in the roughness
of silicon wafer surface affects the measured ten-
sile pull-strength of metals plated to this surface.
BACKGROUND
Although the plating r solar cell contacts
has been receiving much att>ntion and study lately
(5,b,7), the process is certainly not nev. Studies
from 1963 and earlier (8,9) describe the use of an
electroless nickel bath to produce a contact grio
pattern on solar cells. This process, however, was
soon replaced by a technique offering longer cell
lifetime (10) and higher cell efficiency, i.e.,
vapor deposition of metals such as chromium, tita-
nium, palladium and silver.
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It is the vapor deposition step in solar cell
processing, however, that IS Contributing a major
portion of the h + gh capital cost of photovoltaic
energy systems. The high costs of vapor deposition
are due to (1) the high selling price of the pre-
cious metals involveo, (2) the large percentage of
the vaporized metals that go to waste by not im-
pinging upon the cell, and (3) the high process
costs involved with a low-throughput, high-vacuum
system.
Plated contacts offer advantages over vapor
deposited contacts in all of the above three cost
considerations (6). Primarily, the metals commonly
used (nickel, copper, lead-tin Solder' are rela-
tively low in cost. Secondly, these metals plate
only on the solar cell, thus eliminating waste.
Finally, the methods of electroless and electroly-
tic plating allow rapid thru-put of wa f ers, thus
pr o cessing costs become a less significant factor.
Much work has been conducted iately to develop
a high-quality platea-Contact process. The driving
force behind such studies is the need f)r low cost
per unit of photovoltaic power. Motorola (7), OCLI
(1), and Solarex (5) have demonstrated cells, with
good I-V characteristics, made with various plate
and plate-solder sequences.
The Motorola process is the most complex of
the three demonstrated processes. This process
consists of the sensitrzirg of silicon surface with
an imnerston palladium batt.; sintering in nitrogen
at 300 . C; el ctrolessly pr,t ng a layer of palla-
dium of 1000 ; sintering ay.,in; electrolessly de-
positing a nickel layer of 5000 A. then finally
dipping in a lead-tin solder melt to provide a lay-
er responsible for the electrical conduction of
energy generated by the solar cell.
The OLLI sequence also begins with pallddrum
sensitizing, but after sinterinq, a nickel deposi-
tion follows with ari electroless copper plate of
500 A and then an electrolytic copper layer 4 to 6
um to provide the conduction path. The thin elec-
troless copper layer is Said to increase contact
adL-sion and to improve the qua l ity of the electro-
lytic copper plate.
Compared to the other two processes, the So-
larex contacting sequence is very simple, requiring
only two steps:	 (1) the electroless plating of
nickel directly to the silicon surface (palladium
sensitizing was found to be unnecessary) aria (2)
the dipping into a lead-tin solder to provide a
conduction layer. Cell performance and contact ad-
hesion was found to be ne g ligibly affected by Sin-
tering.
All three processes have undergone development
Studies which included measurement Of the contacts'
adhesive properties by a tensile pull-strength
test. Tests of this nature must be made to deter-
mine if standard minimum pull-strength is obtain-
able. A stren gth of 450 910.02 cm2
 must be
reached in order for an array of cells to be accep-
ted for use in space-flight missions.
Comparing the reported (5,b,7,9) results of
adhesion tests brirqs forth some incongruities con-
cerning the effect of the silicon cell surface
roughness on the pull-strength of the plated con-
tacts. Motorola obtained both above 1;950 g!0.02
cm2 ) and below (approx. 315 910.02 cm 1 ) stand-
ard results for chemically-polished and textured
surfaces, respectively. Measurements by OCLi were
below the standard for both a chemically-polished
(appro(. 140,210 . 02 cm2 ) and textured (approx.
250 9/1,.02 cm ) surface. Results from the Solar-
ex studies could not be analyzed as no reference
was made to the area of contact being loaded during
the tests. The fourth study, by Bell Labs, on
nickel-plated contact adhesion showed a maximum
pull-strenqth of 4500 and 1500 910.02 cm2 for a
textured and chemically-polished surface, respec-
tively. A swrmary of the pull-strength studies
indicates that: (1) one Study found better adhe-
sion on smooth surfaces, (2) another study found
poor adhesion on both smooth and rough surfaces
with adhesion to rough surfaces bein q slightly
stronger, and (3) a third study showed excellent
adhesion for both types of surfaces, again with a
rough surface having the greater pull-strength. It
was these reported inconsistencies which formed the
justification to pursue this study.
EXPERIMENTAL
To analyze the effect of surface roughness on
the pull-st r ength of plated contacts, the following
procedure was employed: (1) silicon wafer surfaces
with varying degrees of roughness were prepares',
(2) metal was deposited unto these surfaces, and
(3) the tensile pull-st rength was determined.
Preparation of Surtace Textures
Some electrical and physical properties of the
silicon wafers utied throughout the study are given
in Table 1; no P-N junctions were dittused in order
to reduce variations among the wafers tested.
These wafers came as-received with a mechanicilly-
polished surface on one side arw a chemically-
etched surface on the other. In addition to these,
two more textures were made on some of the Monsanto
wafers by further etching in either a "Sodium" bath
or a "Pyro" bath	 The composition and etching con-
ditions for then: two baths are listed in Table
11. The Pyro bath composition was taken from Kern
(11), but the etching time was increased from 67
minutes to 120 minutes in order to obtain a rougher
surface. The Sodium bath composition was the re-
sult of the author's own experimentation with semi-
conductor etching chemicals.
Accurate assessment of the effect of silicon
Surtace roughness on contact pull-strength requ•red
quantitative descriptions of the surfaces rather
than qualita t ive statements such as "polished",
"rough", or "very rough". This was accompiished by
measuring the average roughness, Ra, of each water
with a diamond profilometer. The average roughness
is a measure of the average deviation in micro-
inche ,,
 from a graphical centerline of a surface
profile (11). As a diamond st y lus is drawn across
the surface of a wafer, the peaks and valleys of
the profile are converted into electrical signals,
amplified, and recorded on chart paper. At the
same time, the absolute value of the area under the
recorded profile is divided by the distance trav-
eled by the chart pen; this quotient is also re-
corded on the chart paper and represents the Ra
value for that particular surface.
Profilometer measurements on the surfaces as-
received deviated very little from water to water,
while the Pyro- and Sodium-etched surfaces had wide
ranges of Ra values. Generally, though, those sur-
faces made from the Sodium etch could be classified
in one of two groups: (1) 40 to 50 microinches or
(1) 75 to 90 microinches. The Pyro-etched surfaces
were all within the range of 100 to 130 micro-
inches. The results from the profilometer tests
are given in Table !11.
osition of Plated Layers
The first step necessary before any type of
contact metals were deposited was to clean the wa-
fers to ensure repeatable, high-quality plating
(7). The cleaning process employed was one com-
monly used in the semiconduc r nr industry to remove
dirt, stains, aria organic solve:its from the sur-
faces of silicon wafers; the cleaning procedure is
outlined in Table 1V.
The four- types of surfaces available from the
Monsanto waters (see Table 111) were the first set
to be plated. The wafers were plated in sets of
four, one wafer from each of the four texture cate-
gories being selected; this provided equal plate
thicknesses on each type of surface, thus minimi-
zing the effect of layer thickness on the pull-
strength measurements (5,9). Both sides of each
water were plated to provide ample area on which a
number of pull-strength tests could be performed.
The plating sequence employed for the fi,•st
set of wafers was developed from selected pr,,cesing
steps, solutions, and plate thicknesses given in
the studies by Motorola. OCL1, and Solarex
(1,5,1). The major elements of the plating se-
quence are (1) deposition of electroless nickel
(5000 A), (2) electroless deposition of copper
(500.k). and (3) electrolytic deposition of copper
(3 pm). Electroless plating was carried out on hot
plates with magnetic stirrers. A detailed listing
of this plating sequence is given in Table V, and
compositions of the plating solutions used are pre-
sented in Table V1.
Ten runs were made using this plating process,
but only 26 of the original 40 waters resulted with
sufficient plate quality to allow pull-strength
tests to be performed: nine wafers of Ra . 0.4;
six of Ra - 13; four of Ra .. 40-50; tour of Ra .
75-90; and five of Ra = 100-130. The reason for
the twelve wafers being unsuitable for testing was
due to unexplainable inconsistencies in the deposi-
tion of electroless copper. In any given run, any
one or more of the four wafers would have an ad-
verse reaction n this solution, resulting in se-
vere spalling of the electroless nickel layer away
from the s i licon Surface; the other wafers would
plate with good quality. The spalled wafers were
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conducive to electroplating, due to exposure of
ine silicon surface, and were removed from the
study.
The second set of silicon wafers plated were
those as-reserved from Semiconductor Processing.
The plating sequence employed was similar to that
outlined in Table V except that the electroless
copper deposit was deleted to eliminate the spall-
ing effects of the nickel layer. One wafer of each
texture (Ra - 0.4, 40) was assigned to a run, nine
such runs providing eighteen wafers all possessing
qood plate quality, i.e., no spalling and total
coverage of the wafer surface.
Tensile Pull-Strength Testing
Forty-six wafers from the two plating sequen-
ces were available for tensile pull-strength test-
ing. In a tensile test, a load (force) is applied
perpendicularly to the metal-silicon interface un-
til separation occurs. The area of this separation
is divided into the load applied :,, obtain the
pull-strength of the test.
Each of the nineteen runs was individually
prepared for testing by the following procedure:
(1) An aluminum stud, coated with a heat-curing
epoxy at one end and threaded at the other, was
clamped perpendicularly to the electrolytic copper
layer of each wafer, (with Sodium and Pyro sur-
faces, the stud was attached to the side of the
wafer that was originally textured, as-received).
It was through this stud that the tensile load was
applied. (2) Each run of wafers was placed into an
oven having a nitrogen atmosphere at 125 * C for 90
minutes to cure the epoxy. Penetration of the
epoxy into the plated layers while curing would
make for inconsistent test results, but the plate
deposits were dense enough and the diffusionrate
of the epoxy was slow enough to make this effect
neglipih1e. (3) After curing, the oven door was
opened, allowing the wafers to gradually cool to
room temperature. This reduced the formation of
thermal stresses in the silicon, plateu layers,
and/or epoxy that would reduce the tensile load
required for sepa r ation during pull-testing. Oxide
formation was minimized by allowing the N 2
 to
flow while the wafers cooled. (4) The clamps on
the studs were removed and a steel rectangle with a
0.5 cm mole in its center was placed over, the stud
of the wafer to be tested. This plate was used to
minimize elastic deformation of the wafer during
tensile loading. Elastic deformation causes a de-
crease in the load necessary for separation to oc-
cur. (5) M cylindrical piece of copper with a hook
at one end was threaded onto the stud. (b) The
entire assembly was claruptd to a ChatilIon p , ill-
strength tester.
The pull-strength test was n.- formed as fol-
lows.
	
the loam was gradually	 •easea until
either separation occurreu or the loadinq limit of
the Chatillon was reached. In the former case, the
load at separation was recorded along with the sep-
aratea area and the mode of failure. The mode of
failure was always one of the following: (1) sepa-
ration at the nickel-silicon interface, (2) frac-
ture within the bulk silicon phase, or (3) failure
of the epoxy bond. The pull-strength was calcula-
ted by dividing the load required for separation by
the area of the failure and normalizing the quu-
tient tr, the standard units of g/0.02 cm 2 . In
the latter case, in which the loading limit was
reacted, the pull-strength was recorded as being at
leas, 5230 910.02 cm2 , this number being derivd
from the load limit of 35 lbs. and the area of the
stud-copper interface, 0.0607 cm2.
RESULTS AND DISCUSSION
Cumulative data from 201 pull-strength tests
on 46 wafers are presented in Tables VII and VIII
for the Ni-Cu-Cu and the Ni-Cu plating sequences,
respectively. It is clear from these two tables
that the measured pull-strength of plated metals
decreases with increasing silicon surface rough-
ness. This trend agrees with the findings of Mo-
torola (7), but differs with those of OCLI (b) and
Bell Labs (9). Further, the trend seems to oppose
one of the principles of the mechanical theory of
adhesion (13) which states that adhesion of a film
to a substrate increases with greater substrate
surface roughness. This conflict can be resolved,
however, when attention is given to the major modc
of separation occurring throughout the pull-
strength tests, i.e., fracture of the silicon phase
(170 of the 201 tests performed were of this
mode). In mechanical theory, the term "adhesion"
refers to the measurement of the force required for
separation to occur at the adherend-adherate inter-
face, i.e., the "practical" adhesion of the system
(3).	 Instead of measuring the "practical" adhesion
in this study, cohesive strength (3) of the silicon
substrate was measured. These test results demon-
strate that for any given silicon wafer surface
roughness, the adhesion of the plated contact is
greater than the cohesive forces of the bulk sili-
con phase, thus indicating very good contact adhe-
sion (7).
Increasinq silicon wafer surface roughness
effects a weakening of the cohes i ve strength of the
wafer. A possible cause for this weakening may be
the formation of microcracks or "etch pits" (14) at
crystal defects in the silicon surface while the
wafers were undergoing the chemical etch. The etch
pits become the loci of stress concentrations our-
inq tensile loading, resulting in propagation of
cracks until fracture of the silicon occurs. Fron:
Tables VII and VIII the observation can be made
that ;ull-strength for a mechanically-polished sur-
face is :pore than twice that for the as-received
etch surface. This additional load required for
silicon fracture ma y
 be due to the fact that no
etch pits are present in the polished surface and
therefore additional force is needed to initiate a
crack in the crystal structure. However, once ini-
tiated, this crack propagates in the same manrer as
do the etch pits.
As noted in Table VIi, the pull- strengths for
a rango of surface roughnesses do not change sig-
nificantly after the initial drop of 5.X1 910.02
cm from the 13 to the 40 to 50 microinch rough-
ness. This could be explained if the concentra-
tions of etch pits formed by the Sodium and Pyro
baths are the same. To substantiate these assump-
tions concerning etch pit effects on pull -strength,
d study usi ng standa dized etches (14) to produce
spe,.irc etch pit concentrations will be required.
Although an inverse relation was observed be-
tween pui'-strength and surface roughness, the mean
value of pull-strength for all wafers plated with
the Ni-Cu-Cu sequence exceeded the required 450
g/0.02 cm2 . Only the polished side of the Ni-Cu
plated wafers was above the minimum standard, how-
ever. In regards to the latter sequence, the ap-
parent effect of deleting the electroless copper
layer was to further weaken the cohesive strength
of the silicon.	 Specifically, at Ra . 0.4 micro-
inches, the mean pull-strengths for the Ni-Cu-Cu
and Ni-Cu wafers were 2290 and 850 910.02 cm2,
respectively. At Ra - 40 microinches, the testing
results were 610 and210 910.02 cm 2 , respec-
tively. All Ni-Cu wafer failures were due to sili-
con fracture, which may indicate a reduction of
elastic deformation at the point of tensile loading
when the electroless Cu layer is present. However,
it is difficult to imagine that such large differ-
ences in pull-strengths could be the result of such
a thin copper deposit.
Calculations on the scatter of data in Tables
ViI and VIII indicate standard deviations er
	
o
40 to 60 percen • of the -T.in pull-streretl -	ange
not out of the ordinary for pull-Strength t_,,s
(6,7,9) on plated contacts.
Numerical results from pull-strength tests Ire
subject to method; i.e., the same wafers tested in
this study could have yielded higher or lower
pull-strength magnitudes by performing the tensile
test with a solder-welded grip instead of an epoxy
grip (4). Therefore, numerical comparison of these
test results to otner studies cannot be directly
made unless testing protocols are exactly the
same. The lack of a standardized contact pull-
strenqth test, therefore, is a primary obstacle in
the field of adhesion measurement (3,4).
CONCLUS!ONS
The effect of increasing si l icon surface
roughness on pull-strength of plated-metal deposits
is to decrease the tensile load required for fail-
ure. This trend is due to the weakening of the
bulk silicon phase when the surface roughness is
increased. Formation of e'ch pits on the silicon
wafer surface by chemical e;chinq could be the
cause for the observed weakening.
A plating sequence, involving deposition of
electroless nickel and copper followed by electro-
deposition of copper, provided mean pull-strength
measurements exceeding the 450 910.02 cm2
 minimum
standard when the average roughness of the silicon
surface ranqed from 0.4 to 130 microinches. How-
ever, the quality of the electroless coppe r layer
was very difficult to control. A plating sequence
which eliminated the electroless copper layer
yielded good plate quality, but, for chemically-
etched surfaces, resulted in pull-strengths below
the minimum standard.
Comparison of the results of this study to
other studies can go only so far as to note the
oeneral trends observed. A direct comparison of
the numerical magnitudes of test results of this
study with others is not posssible until standard-
ized methods of measuring contact pull-strengths
are established.
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TABLE 1. - SOME PHYSICAL AND ELECTRICAL
PROPERTIES OF SILICON WAFER USED
IN THIS STUDY
Crystal
orienta-
Lion
Waver
thickness,
mm
Wafer
diameter,
mm
Resis-
tivity,
ohm-cm
Type
Monsanto wafers
100 u.472-0.549 102 b-12 P
Semiconductor processing wafers
100 0.279-0.330 50.8
TABLE 11. - ETCHES USED TO PRODUCE TEXTURES
ON SILICON WAFERS
Etch Etch
composition conditions
"Sodium" etch
150 Vol.	 Na2Cr207	 (3.3`7) Room temperature
200 Vol.	 HNOi	 (489; ) bO sec
100 Vol.	 HF	 149 17)
"Pyro" etch
300 ml ethylenediamine 85.	 C
100 ml deidnized water 120 min
nO.0 g p rocatechol
TABLE 111. - SILILUN WAFER SURFACE
ROUGHNESS AVERAGE MEASUREMENTS
Surface Roughness average,
description Rd,
utn.
Monsanto wafers
Polished	 (as-received) 0.4
Etched	 (as-received) 13
"Sodium"-etched 4U-90
°Pyro"-etched IUO-130
Semiconducto r j', rocessinq wafers
Polished	 (as-received) 0.4
Itched	 (as-received) 40
Ed., London: University of London Press,
Ltd., 1969, pp. 11-24.
14. D. G. Schimmel, "A Comparison of Chemical
Etches for Revealing	 100	 Silicon Crystal
Defects," J. Electrochem. Soc., Vol. 123, no.
5, May 1976, pp. 733-371.
TABLE IV. - SILICON WAFER CLEANING SEQUENCE
Sequence
step
Procedure
1 Boiling trichloroethylene, 	 10 min
2 Deionized water	 (UIW)	 rinse,	 3 min
3 Boiling acetone,	 10 min
4 DIW	 rinse,	 3 min
5 Boiling methanol,	 10 min
6 DIW rinse,	 3 min
7 Boiling sulfuric	 acid	 (cone),	 20 min
8 DIW	 rinse,	 5 min
9 Boiling methanol,	 2 min
TABLE V. - NI-CU-CU PLATING SEQUENCE
Sequence
step
Description
1 Place wafers	 in 6';	 HF,	 30 sec
(remove
	
silicon oxides)
2 Immediately transfer to electroless
nickel	 bath;	 plate 5 min at 80 C;
stir vigorously and maintain pH of
bath above 8.5 by adding ammonium
hydroxide
3 DIW rinse,	 5 min
4 Dip	 in b`t
	
HF,	 5	 sec
5 DIW rinse,
	
lU sec
6 Place	 in e1ectroless copper bath;
plate 5 min at room temperature;
stir gently
7 DIW rinse,	 3 min
8 Dip	 in	 1','	 HCL,	 2	 sec
9 DIW	 rinse,	 10 sec
10 Place	 in electrolytic	 copper bath;
plate 15 min at	 9.0 mA/cm2
surface, room temperature
11 DIW	 rinse,
	
3 min
12 Blow dry with anhydrous nitrogen gas
5
TABLE V1. - COMPOSITION OF PLATING BATHS
Bath Composition
Electroless Electronic	 grade electroless
nickel nickel	 solution,	 Allied Chemi-
cal Corporation
Electroless 100 vol.	 DIW;	 10 vol,	 each	 of
copper Cu-240A and Cu-240B, Thiokol/
Dyni.chem Corporation
Electrolytic 3000 ml DIN;	 30 ml H2SO4,
copper electronic grade;	 600 9
copper sulfate
TABLE V11. - CUMULATIVE DATA FROM
PULL-STRENGTH TLSTS ON PLATED
NI-CU-CU DEPOSITS
Rough-
ness
average,
Pull-strength results
910.02 cm2
Ra, Mean Stand- High Low Number
,in. aro of	 tests
devia- performed
Lion
0.4 2290 1230 5230 410 4U
13 1100 650 3140 130 27
40-ti0 610 32U 2430 210 18
75-90 520 250 1080 150 18
100-130 550 14ii 1030 170 22
I	 TABLE V111. - CUMULATIVE DATA FROM
PULL-STRENGTH TESTS ON PLATED
N1-CU DEPOSITS
Rough-
ness
average,
Pull-strength	 results
o10.0z Cm2
Ra. Mean Stand- High Low Number
,.in. and of	 tests
devia- performed
t iun
0.4 850 360	 3570 1b0 37
40 210 110	 780 110 39
I
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